~	
Ξ.	
P. C	
•	٠
ω.c.	г
w.c	v
٦à	Ä
⊃≍	=
	=
0,	•
70	3
0.4	-
ü	
0	

PATENT N	IMPED an	
LVICIAL IA	CINDEK SIII	
ISSUE	DATE	

U.S. **UTILITY** Patent Application

APPL	NUM	FILING DATE	CLASS	SUBCLASS	GAU		EXAMINER	
10082	2518	02/22/2002	326	16	2819	۶.,	· - · · · · ////	
**APPL	**APPLICANTS: Hwang L.; Sanchez Reno;							
		DATA VERIFIED						
PG-PUB	DO NO	OT PUBLISH		RESCIN				
Foreign pri	ority claim	ned	⊒ yes	□ no		ATTORN	IEY DOCKET NO	
35 USC 11 Verified and		ons met rledged Examiners's inti	⊒ yes ais	⊐ no		X-1002 L	JS	
TITLE: Method and system for integrating cores in FPGA-based system-on-chip (SoC) US DEPT OF COMM IPAT & TM-PTO-436L(Rev. 12-94)								

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED				
		Assistant Examiner	Total Claims		Print Claim for O.G		
ISSUE FEE			DRAWING				
Amount Due	Date Paid	7	Sheets Drwg.	Figs.Drwg.	Print Fig.		
		Primary Examiner		<u>L</u>			
TERMINAL		PREPARED FOR ISSUE Application Examiner					
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
		FILED WITH: DISK	(CDE)		CD-POM		

(Attached in pocket on right inside flap)